IBIS and Spice timing mismatches (EDN)

Other related items (full list)

Use PSpice to model distributed-gap cores
SPICE: a 40-year old open-source success story
Build accurate Spice models for low-noise, low-power precision amplifiers
Use Spice to analyze DRL in an ECG front end

Last browsed items

Users' reviews

Your contribution

In order to post your reviews, to rank a review or to send comments to the mailing-list, you need to log in.
If you have not yet created your account, please register.
In case of error or omission, please send us your feedback.

Simulating an IBIS (I/O-buffer-information-specification) model alongside its transistor-level Spice counterpart creates a mismatch between the IBIS- and Spice-simulation waveforms.

Related discussions

Bookmark or share